Sunday, December 31, 2023

how to build a cpu

Adder

 oscillator

SR latch
Level triggered D-type flip-flop
Edge triggered flip-flop: needed for accumulator
at

No comments:

Post a Comment

Subscribe to: Post Comments (Atom)

raspberry pi gpio controls

#gpiozero library https://gpiozero.readthedocs.io/en/stable/#

  • Ctags and Vim to Work with Systemverilog
    refer to the following links, I am just adding some corrections to the original post: https://coderwall.com/p/fy7stg/vim-and-systemverilog...
  • Systemverilog defines for use in variable names
    How do form Variable names by using defines in system verilog : https://stackoverflow.com/questions/20759707/how-do-form-variable-names...
  • UVM Notes
    This article is to list down the most used constructions of UVM to my personal understanding. UVM simulator steps VCS(Synopsys) IUS(Ca...